Bit synchronization in the presence of asymmetric channel noise has not appeared in the open literature. It is the purpose of this paper to study the performance of a popular digital clock synchronizer, the Digital Data Transition Tracking Loop (DTTL), in the presence of asymmetric noise. A comparison of the DTTL and Cross Spectrum Synchronization Loop (CSSL) is also provided for special parameter values of greatest interest. Numerical results are presented for design of bit synchronizer in this environment.
INTRODUCTION
Complex channels may give rise to noise asymmetry, such as asymmetry in probability density function [2] , and asymmetry in noise power level. Examples of channels with noise asymmetric in power level include channels with multipath effects, and the optical channels. Channels which have multipath effects, e.g., sonar channels, will experience asymmetric power level noise. If a pulse is transmitted through a multipath channel, the strength of the interference due to the random diffractions of paths other than the direct path will depend on the signal pulse strength. For the time when no pulse is transmitted, this signal dependent interference does not exist.
A bit synchronizer is an essential component of a coherent digital receiver. Accurate clock timing required for bit detection should be generated with good reliability and under a large dynamic range of signal-to-noise ratios. The synchronizer chosen in this study is the well known Digital Data Transition Tracking Loop (DTTL) [3] [4] [5] . Besides the digital nature, the structure the the DTTL can be shown to be motivated by the Maximum A Posteriori (MAP) criterion [6] .
Although the performance of the DTTL under certain circumstances is known, its behavior under asymmetric noise in the presence of data asymmetry and varying transition density is still to be investigated. It is the purpose of this paper to study the tracking performance (clock jitter and cycle slip rate) and the acquisition performance (frequency acquisition time) for these cases. Performance comparison between DTTL and CSSL is also presented.
SIGNAL MODEL
The DTTL is perceived to operate in wideband channels, ie., zero intersymbol interference. NRZ signaling format is used in this study. Data asymmetry is introduced as part of the signal model. It arises from the signal generator in the transmitting end which is caused by unequal rise and fall times of the logic gating circuits [7] . This "imperfect" data transition timing is expected to increase the receiver clock jitter. The normalized data asymmetry, 0, is defined to be
where ) is defined in Fig. 1 , and p and q are the a priori probabilities of the data taking on values 1 and -1 respectively. The transition density is defined as p t = 2pq for independent data bits. The effect of the asymmetry noise, along with the data asymmetry and transition density, will be of interest to bit synchronizer design.
ASYMMETRIC POWER LEVEL NOISE
The asymmetric channel noise is modeled as a product of a cyclostationary process and white Gaussian noise n w (t). The cyclostationary process is a function of the signal pulse waveshape, which leads to yield a signal dependent noise. Let the noise n w (t) be zero mean white Gaussian and has a two-sided power spectral density of 1 watt/Hz. Let N 1 $ 0, N 2 $ 0 and define the quantities (2) The asymmetric noise for MRZ signaling format is defined as The mean of n A (t) is zero since n w (t) is zero mean and f A (t) and n w (t) are assumed statistically independent. The autocrrelation function of n A (t) is (7) The subscripts s and n in the expectation sign represent the average over signal and noise respectively. Substituting (4) and (5) into (7) and simplifying, we obtain (8) The process nA (t), besides cyclostationary, is also wide-sense stationary in an interval [8] . This is clear since within iT # t # (i+1)T, n A (t) is simply a white Gaussian noise. From (8), we see that the linear system theory applies to n A (t).
THE DTTL MODEL
Consider the DTTL shown in Fig. 2 . Its equivalent mathematical model, in terms of a PLL, is given by Fig. 3 . If the samplers in Fig. 2 are replaced by sample-and-hold circuits, then the error signal e k will become a continuous staircase type waveform e(t). Its statistical mean conditioned on the normalized timing error 8, is the phase detector characteristic g (8) , which is also commonly termed the loop S curve . Its power spectral density conditioned on fixed 8 is denoted by S(T, 8) which is a function of radial frequency T and timing error 8. Here ,(t) is the random epoch to be estimated. The equivalent additive noise n 8 (t) is assumed to have a zero mean and two-sided spectral density S(T, 8). For tracking, in which the timing error 8 is small, linear analysis is usually sufficient for performance measure. Therefore, the loop filter is assumed to be a constant K p , and T is the symbol period. For most practical interests, the symbol time-loop bandwidth product is assumed to be much less than 1, i.e., W L T << 1. In the steady state the bit synchronizer operates at 8 -0, therefore S(T, 8) can be approximated by S(0,0). Under these situations, the steady state probability density function is given by [6] (9) with K = K V K p and C is a normalization constant chosen such that the total probability that 8,[-1/2,1/2] is unity. For small *8*, we have
Define the nominal loop bandwidth W LO to be (11) where A is the signal amplitude of the PCM signals, and K 2 is the gain in the lower arm of the DTTL. Also define the signal-to-(thermal) noise ratio to be
where N 0 is the one-sided thermal noise power spectral density.
DTTL PHASE DETECTOR CHARACTERISTIC
The procedure in generating the phase detector characteristic g (8) for DTTL with data asymmetry, transition density, and asymmetric noise can be generalized from the one in [4] . Due to the complexity of the procedure g (8) is found by numerical method. Typical results are provided in terms of the parameters of interest. The normalized S-curve is defined as (13) where E n,s [ ] represents expectation over the signal and noise.
DTTL LOOP EQUIVALENT NOISE SPECTRUM S(T, 8)
The additive noise n 8 (t) in Fig. 2 is defined to be (14)
n 8 (t) has zero mean and spectral density S(T, 8),
where F.T. is the Fourier Transform operator, and < > is the time average operator. Since n 8 (t) is conditionally cyclostationary, i.e., its autocorrelation function R(t,J;8) is periodic in t with period T, given fixed J and 8, we have
The additive noise n 8 (t) is independent for each t, and the data d k , is assumed to be independent for different k. (18) It is assumed that the symbol time-loop bandwidth product is much less than 1, i.e., W L T << 1, practically it is sufficient to approximate S(T, 8) at zero frequency. Therefore,
A normalized noise spectrum can be defined as (20) where (21) The quantity Q(m,8) is to be evaluated numerically.
DTTL CLOCK JITTER
During the operation of the bit synchronizer, *8* -0, the probability that *8* < 1/2 is close to unity. Under this condition, (9) is approximately Gaussian, and the clock jitter, defined as the standard deviation of 8, is given by (22) where g n ' (0) is the first derivative of g n (8) at 8 = 0.
DTTL CYCLE SLIPPING RATE
The cycle slipping rate for DTTL in the presence of thermal and asymmetric noise can be derived similarly as in [9] . Let where ( = D/g n ' (0).
FREQUENCY ACQUISITION TIME FOR A SECOND ORDER LOOP
This section summarizes the expression for the frequency acquisiton time for a second order PLL in the absence of noise. The derivation is generalized from [10] to incorporate an odd function of phase detector characteristic.
The development assumes a second order PLL with an ideal integrating filter F(s) = 1 + a/s. The input is assumed to have a frequency error )T. The linear closed loop transfer function is given by (25) Then the frequency acquisition time T f for a PLL having a phase detector characteristic g(N) (g(N) is assumed to be an odd funution) is given by (26) For a designed circuit, . and T n are fixed to be the design values . 0 and T n0 . Realizing that the period of g (8) of DTTL is 1, the effect of the data asymmetry and transition density on T f can be found relative to the designed values by (27) It can be shown that for the special case 0=0, (27) is reduced to (28)
THE CSSL MODEL
The CSSL [1, 11] is modeled in Fig. 4 . It is an analog, narrowband, and nondata-aided synchronizer. For the purpose of performance comparison, numerical results of CSSL are provided. The detail system analysis can be found in [1] . Self noise, which is significant in narrowband and high signal-to-noise ratio, is also included in the results.
The prefilter H(s) is modeled as a low pass filter with 3 dB single-sided bandwidth f 0 Hz. The postfilter G(s) works as a zonal filter to pass the harmonic component to be tracked by the phase-locked loop. It can be neglected in the analysis. The relative timing error, normalized to a symbol period, is defined as (29) where N n is the phase error of the nth harmonic sinusoid to be tracked by the PLL. The clock jitter F is defined as the standard deviation of 8 n . For NRZ signaling format, the first harmonic, n=1, is to be tracked, while for Manchesier format, n=2.
DTTL AND CSSL PERFORMANCE
The performance of the DTTL for the NRZ format in the presence of asymmetric noise is given. Of equal importance, numerical results for thermal noise are also provided. Other DTTL performance can be found in [3, 4] .
The clock jitter as a function of data asymmetry (via )) is shown in Fig. 5 . We see that the data asymmetry degrades the performance as it effectively redues the signal-to-noise ratio. Figs. 6 and 7 plot the clock jitter versus the signal-to-(thermal) noise ratio for different values of a and l. The clock jitter in the presence of asymmetric noise is plotted in Fig. 8 as a function of transition density (via p). The degradation due to decrease of transition density is expected since the number of zero crossings (NRZ case) decreases. However, in the high R s region, the clock jitter is insensitive to this parameter. The relative frequency acquisition time T f /T f0 in the absence of noise for DTTL, NRZ format is illustrated in Fig. 12 . The time is relative to the case T f0 when p = 0.5 and ) = 0. For a fixed ), T f increases as the transition density decreases. Since for the case of NRZ format, the number of zero crossings decreases as transition density decreases, which in turn will lengthen the frequency acquisition time. The data asymmetry causes an imperfect timing of the data pulses, which in turn decreases the magnitude of the first harmonic and gives rise of higher harmonics. The increase of frequency acquisition time in the presence of data asymmetry is expected.
Figs. 13 and 14 are CSSL clock jitter performance in the presence of asymmetric noise. They can be compared to Figs. 6 and 7. The window > 0 for DTTL can be decreased and optimized to yield better performance. The delay " is optimized for each signal format.
Finally, a comparison of the acquisition time in the absence of noise for DTTL and CSSL is given. The T f of DTTL can be found by substituting g(N) = sin(N) in Eq. (26). The relative time is found to be In other words, to within the approximations made the time required for DTTL to acquire is only about 1/6 of that for CSSL when frequency detuning is present. 
